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Abstract
In this paper, an implementation of a RISC processor core for SoC designs is presented. We an-
alyze the differences between a prototypical FPGA implementation and standard cell realiza-
tions in an 0.6µm and an 0.13µm technology, respectively. The core was developed by using
the hardware description language VHDL, which offers the opportunity of adding special, op-
timized hardware blocks for various operations. The effects on area and power consumption as
well as computational power are analyzed. A detailed overview of the implementation of addi-
tional hardware multipliers and their effects on the above mentioned topics concludes this pa-
per.
I. Introduction
Today's deep submicron fabrication technologies enable design engineers to implement an im-
pressive number of components like microprocessors, memories, and interfaces in a single mi-
crochip. With the emergence of 100nm processes, hundreds of millions of transistors can be
integrated on one die to form a parallel system, consisting of thousands of components. As up-
coming SoC devices have to make more and more computing power available and, at the same
time, power consumption and production of heat have to be restricted to a minimum, a parallel
processing approach is a promising alternative for many applications. This means that, instead
of one high-clocked and immensely power-consuming CPU, a number of lower clocked and
more power efficient processing units are instantiated. This paper addresses the implementation
of a RISC processor core that can be used as a single processor as well as a template for a mul-
tiprocessor approach for SoC designs. As mentioned above, most SoC architectures have strict
requirements regarding the area of each module and power consumption. For this reason, we
have chosen a well-suited architecture with small demands on both of these aspects. The Mo-
torola M-Core architecture has sufficient performance for a broad variety of embedded applica-
tions. Therefore, we designed the S-Core in the hardware description language VHDL, a
processor core that is binary compatible to the Motorola M-Core architecture. This gives us the
opportunity to enhance the M-Core’s capabilities by adding special hardware blocks and to
make use of 11% unimplemented opcode space. This opens up the possibility for an easy appli-
cation-specific enhancement of the core.
II. S-Core Architecture
For the use in System-on-Chip (SoC) designs, we have developed the S-Core, a RISC processor
core that is binary-compatible with Motorola’s M-Core M200 architecture. Due to this compat-
ibility, we benefit from the broad variety of tools available for this architecture. The processor
has been developed as a soft core using the hardware description language VHDL. This gives
us the opportunity of using the core for different target technologies. Furthermore, the architec-
ture can easily be expanded by adding application-specific instructions to the core.
The Motorola M-Core architecture has been chosen because it is quite resource-efficient and
still delivers a reasonable performance. In an 0.36µm ASIC technology Motorola’s implemen-
tation of the microprocessor core needs an area of 2.2mm². The complete microcontroller
MMC2001 consumes only 0.41mW/MHz. The performance of up to 50 MIPS is sufficient for
many typical tasks of embedded systems. Another reason for the choice of the M-Core is its
straightforward architecture [1] [2]. The S-Core is a 32-bit RISC one-address machine with a
load/store architecture. The architecture has two banks of 16 32-bit registers, which can be al-
ternatively used in the user mode. Each opcode possesses a fixed length of 16 bits, and each in-
struction, except for the load and store instructions, works only on the registers. The execution
of most opcodes takes one clock cycle. 
Figure 1: Architecture of the S-Core
Like Motorola’s M200 architecture, our microprocessor core possesses a three-stage pipeline.
The pipeline is controlled by the bus controller. If a transfer that takes more than one clock cycle
is in progress the pipeline is being disabled. For an overview of the implemented architecture,
see figure 1. For the software development the GNU C/C++ compiler, assembler and linker,
which are available for the Motorola M-Core, are used to generate ELF (Executable and Link-
able Format) binaries. In addition, we have developed a simulation environment that enables us
to simulate the whole system. In the latter case, the binaries are used as image files for the mem-
ory models that are taken from the Synopsys SmartModels library.
III. Prototypical Implementation Using a Rapid Prototyping System
Especially when developing microelectronic systems, the time to market of a new product is a
determinant of failure and success. Prototypical implementations help to convert ideas into
products quickly and effectively. The Rapid-Prototyping System RAPTOR2000 (cf. figure 2),
which has been developed by the Research Group for System and Circuit Technology, inte-
grates all the important components to realize circuit and system designs with a complexity of
up to 100 million transistors by means of FPGA-based application-specific modules (ASPs) [3]
[4] [5]. The integration of new developments into a real system environment facilitates, besides
a considerable acceleration and simplification of the tests, an increase in reliability and a signif-
icantly higher test coverage than would be possible with simulation tools only. The VHDL de-
scription of the S-Core has been mapped on a Xilinx Virtex FPGA that is integrated into the
RAPTOR2000 system. The processor requires 3727 slices, i.e. 30% of a Xilinx Virtex 1000 FP-
GA. Currently, we are implementing various extensions of the processor core, ranging from in-
struction set extensions to additional components like timer and cache units. Using state-of-the-
art FPGAs, it is even possible to implement on-chip multiprocessor architectures on one FPGA.
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For this purpose, we have designed an AMBA bus interface that can be parameterized for dif-
ferent numbers of modules and that is automatically synthesized to any target technology [6].
Figure 2: Rapid Prototyping System RAPTOR2000
IV. ASIC Implementation
After the S-Core had been successfully tested by using the RAPTOR2000 environment, it has
been fabricated in cooperation with Infineon Technologies AG (CPR ST, Prof. Ramacher) in an
0.13µm CMOS technology with four metal layers. Using a standard cell library, a maximum
clock frequency of 160MHz has been achieved and the die size is 0.25mm². The core voltage of
the ASIC implementation is 1.2V, leading to a power consumption of 0.165mW/MHz. As with
the FPGA implementation, the ASIC implementation is embedded in the RAPTOR2000 sys-
tem. Figure 3 depicts the S-Core testboard that can be used with the RAPTOR2000 system or
as a stand-alone system with integrated I/O capabilities. 
Figure 3: Test environment for the S-Core
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In table 1, the performance and costs of the ASIC and FPGA implementation of the S-Core are
compared. In addition to the 0.13µm Infineon technology, an 0.6µm AMS (Austria Micro Sys-
tems) technology is used for comparison. The basic version of the S-Core implemented in a
XILINX Virtex 1000 FPGA (light grey highlight) serves as a reference in table 1. In this ver-
sion, the 32 bit RISC CPU shows a performance of about 0.9MIPS/MHz. By adding additional
optimized hardware blocks, the computing power of the CPU can be massively enhanced.
Table 1: Comparison of the ASIC and FPGA implementation of the S-Core
The table shows that the modification of the S-Core’s ALU can lead to a significant increase in
computational power for certain applications. In the basic version, the S-Core needs up to 18
cycles for one multiplication. The multiplication is based on a Booth 2 algorithm [7]. The partial
products are generated and added sequentially. For the addition of the partial products, the built-
in adder of the ALU is used. We have exchanged the sequential multiplier of the basic version
for a parallel hardware multiplier. This multiplier uses the same Boot 2 algorithm as the serial
one, but the partial products are generated and added by a carry-save adder tree in one clock
cycle (figure 4).
Figure 4: Carry-save adder tree for an S-Core hardware multiplier for a 32-bit datapath
Each rectangle symbolizes a carry-save adder. For this design, the input "offset" is hardwired to
zero. In a second clock cycle, the two sums that come out of the carry-save adder tree are added
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by the built-in adder of the ALU. Hence, for performing the multiplication in special hardware,
only 2 cycles are needed. The processor modified in this way has been mapped to an AMS
0.6µm standard cell technology as well as to a Xilinx Virtex FPGA. For the standard cell tech-
nology, this modification leads to an increase of area by 7% and a drop of clock frequency by
7%. Consequently, applications that do not use the multiplier suffer from a 7% decrease in per-
formance, but multiplication-intensive applications like FIR (finite impulse response) filters can
be accelerated substantially. We have measured a 2-tab FIR filter with a precision of 16 and 32
bits. The hardware multiplier raises the performance by 306% and 264%, respectively. For the
FPGA realization, no impact on the clock frequency could be noticed. However, the additional
area consumption on the FPGA is 16%.
The performance of the multiplication unit can be improved further by integrating MAC (mul-
tiply-accumulate) capabilities. The input "offset" (cf. figure 4) is used to feed the value of an
accumulator into the carry-save adder tree. For the AMS standard cell technology, this modifi-
cation has almost no impact on area and clock frequency, but the performance increases by
394% and 268% for the FIR filters compared to the basic version. The FIR 16-bit filter cannot
take as much advantage of the fast MAC-operation as the 32-bit filter as there are a couple of
other operations necessary to adjust the results of the multiplication to 16-bit width. For the FP-
GA, the realization with MAC capabilities needs 4% more area than the version with the ordi-
nary hardware multiplier.
Figure 5: Carry-save adder tree for an S-Core hardware multiplier for a 4×8-bit datapath
A further modification addresses the problem of efficiently handling numbers with a low preci-
sion in a wide datapath, e.g. 8-bit and 16-bit numbers in a 32-bit datapath. These extensions are
comparable to Intel’s MMX extensions [8]. The extended ALU can add and multiply 1×32-bit
numbers, 2×16-bit numbers, or 4×8-bit numbers at the same time (cf. figure 5). For the standard
cell technology, the extensions increase the area consumption by another 3% compared to the
ALU with MAC capabilities. For an FPGA, the additional area increase is 9%. The clock fre-
quency drops for the standard cell technology by 16% and for the FPGA implementation by 8%
compared to the basic version. Compared to the ALU with MAC capabilities, the 16-bit FIR fil-
ter can be accelerated by additional 85% (ASIC) and 105% (FPGA).
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V. Conclusion
In this paper, we have presented an implementation of the S-Core RISC processor for SoC de-
signs. After the prototypical FPGA realization, which was very useful for design verification
and optimization, an ASIC has been fabricated in an 0.13µm Infineon standard cell technology.
A comparison to an AMS 0.6µm technology realization has demonstrated the improvements in
area and power consumption as well as a remarkable increase of the maximum clock frequency.
We have shown that the implementation of special hardware blocks is a powerful method of in-
creasing the computational power of the core. The area and power requirements caused by these
increases in computational power are almost insignificant. As far as the area used by the S-Core
is concerned, it becomes obvious that this processing unit is well fitted for SoC designs and is,
beyond that, a good choice for a multiprocessor implementation. As for the 11% of free opcode
space, the designer has enough architectural headroom for specific hardware-accelerated func-
tions. This qualifies our core for computation-bound applications. In future, we are going to re-
alize a SoC device with several S-Core units that will form a multiprocessor.
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